

GIGALIGHT 800G QSFP-DD800 DR8 500m SiPh Transceiver Module P/N: GQD-SI801DR8CA

Features

- ✓ QSFP-DD MSA and CMIS compliant
- ✓ 8x106.25Gbps(53.125GBd PAM4)electrical interface
- ✓ 8x106.25Gbps(53.125GBd PAM4)optics architecture
- ✓ Power consumption <16W</p>
- ✓ Support up to 500m link length on SMF
- ✓ MPO-16 receptacles
- ✓ Built-in digital diagnostic functions and I2C interface
- ✓ Operating case temperature 0°C to +70°C
- ✓ 3.3V power supply voltage
- ✓ RoHS compliant (lead free)


Applications

- ♦ 800GBASE-DR8
- Data center network

Description

The Gigalight GQD-SI801DR8CA is a transceiver module designed for 500m optical communication applications, and they are compliant to QSFP-DD MSA, IEEE 802.3 protocol. The silicon photonics transceiver is based on a new state-of-the-art silicon photonics (SiPh) platform. It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.







Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-40	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Мах	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Тса	0		70	°C
Data Rate Per Lane	fd		106.25		Gbit/s
Humidity	Rh	5		85	%
Power Dissipation	Pm			16	W



www.gigalight.com

Electrical Specifications

Optical Interconnection Design Innovator

Parameter	Symbol	Min	Typical	Мах	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin	400		900	mVp-p
Differential output voltage amplitude	ΔVout			850	mVp-p
Bit Error Rate	BER			2.4E-4	-
Input Logic Level High	Vih	2.0		V _{cc}	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		V _{cc}	V
Output Logic Level Low	Vol	0		0.4	V

Note:

- 1) BER=2.4E-4; PRBS31Q@53.125GBd. Pre-FEC
- 2) Differential input voltage amplitude is measured between TxnP and TxnN.
- 3) Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes		
	Transmitter							
Centre Wavelength	λc	1304.5		1317.5	nm	-		
Side-mode suppression ratio	SMSR	30	-		dB	-		
Average launch power, each lane	Pout	-2.9	-	4.0	dBm	-		
Optical Modulation Amplitude(OMA outer), each lane	OMA	-0.8	-	4.2	dBm	-		
Transmitter and dispersion eye closure for PAM4 (TDECQ),each lane	TDECQ			3.4	dB			
Extinction Ratio	ER	3.5	-	-	dB	-		
Average launch power of OFF transmitter, each lane				-15	dB	-		



www.gigalight.com

Optical Interconnection Design Innovator

Receiver						
Centre Wavelength	λς	1304.5		1317.5	nm	-
Receiver Sensitivity in OMA outer	RXsen			-4.4	dBm	1
Average power at receiver , each lane input, each lane	Pin	-5.9		4	dBm	-
Receiver Reflectance				-26	dB	-
LOS Assert		-15	-13		dBm	-
LOS De-Assert			-11	-9	dBm	-
LOS Hysteresis		0.5			dB	-

Note:

1) Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC



Pin Description

Optical Interconnection Design Innovator

Table 1- Pad F	unction Definition
----------------	--------------------

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	3B	100
15	CML-0	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-0	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-0	Rx2n	Receiver Inverted Data Output	3B	
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-0	Rx4n	Receiver Inverted Data Output	3B	
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0	IntL	Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMode	Low Power mode;	3B	
32		GND	Ground	1B	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1




深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

www.gigalight.com

Optical Interconnection Design Innovator

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
39		GND	Ground	1A	1
10	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
11	CML-I	Тхбр	Transmitter Non-Inverted Data Input	3A	
12		GND	Ground	1A	1
13	CML-I	Tx8n	Transmitter Inverted Data Input	3A	
14	CML-I	Тх8р	Transmitter Non-Inverted Data Input	3A	
15		GND	Ground	1A	1
16	1	Reserved	For future use	3A	3
17		VS1	Module Vendor Specific 1	3A	3
18		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A	-
53	CML-0	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A	
56	CML-0	Rx5n	Receiver Inverted Data Output	3A	
57	onn o	GND	Ground	1A	1
58		GND	Ground	1A	1
59	CML-0	Rx6n	Receiver Inverted Data Output	3A	20 <u>+</u> 0
60	CML-0	Rx6p		3A	
60 61	CHL-0	GND	Receiver Non-Inverted Data Output Ground	1A	1
62	CHT O				1
	CML-0	Rx8n	Receiver Inverted Data Output	3A	
63	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A	1
64	8	GND	Ground	1A	1
65		NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTxl	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
69	LVTTL-I	ePPS	Precision Time Protocol (PTP) reference clock input	3A	3
70		GND	Ground	1A	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A	2-2-11
73		GND	Ground	1A	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3A	
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A	
76		GND	Ground	1A	1
comm pote comm	on within ntial unl on ground	the QSFP- ess otherw plane.	mmon ground (GND)for all signals and suppl DD module and all module voltages are refer vise noted. Connect these directly to the h Vccl, Vcc2, VccTx and VccTxl shall be appl	erenced to t lost board s	his ignal-
Requ in T conn <u>rate</u> Note be t left	irements able 7. ected wit <u>d for a m</u> 3: All V erminated unconnec	defined for VccRx, Vcc hin the mo aximum cur Vendor Spec With 50 C ted within	or the host side of the Host Card Edge Conn Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be in odule in any combination. The connector Vcc erent of 1000 mA. Effic, Reserved, No Connect and ePPS (if no ohms to ground on the host. Pad 65 (No Conn in the module. Vendor specific and Reserved at is greater than 10 kOhms and less than 1	ector are 1 nternally pins are e ot used) pin nect) shall pads shall	isted ach s may be
Note modu Cont	4: Plug le. The s act seque	Sequence s equence is ence A will	pecifies the mating sequence of the host of 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for make, then break contact with additional n occur simultaneously, followed by 2A,2B,	onnector an pad locati QSFP-DD pad	ons)







ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the



ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state.

LPMode Pin

LPMode is an input signal. The LPMode signal shall be pulled up to Vcc in the QSFP-DD module. LPMode is used in the control of the module power mode. See CMIS Section 6.3.1.3.

ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and shall be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure3.








Figure 3. Host Board Power Supply Filtering

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all Gigalight QSFP DD products. A 2-wire serial interface provides user to contact with module.

Memory Structure and Mapping

The TWI protocol only supports eight-bit addresses. This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory is shown in Figure 4 The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page



number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

Note: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.

Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.



深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.




Figure4. Memory Map



www.gigalignt.com

Optical Interconnection Design Innovator

Mechanical Dimensions(mm)




Figure5. Mechanical Specifications

Regulatory Compliance

Gigalight GQD-SI801DR8CA transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1-2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B ANSI C63.4-2014



References

- 1. QSFP-DD MSA
- 2. CMIS
- 3. IEEE802.3
- 4. OIF CEI-112G-VSR

CAUTION:

深圳市易飞扬通信技术有限公司 Shenzhen Gigalight Technology Co., Ltd.

Optical Interconnection Design Innovator

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description			
GQD-SI801DR8CA	QSFPDD, 800GBASE-DR8, 500m on Single mode Fiber (SMF),with DSP MPO-16 connector.			

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by GIGALIGHT before they become applicable to any particular order or contract. In accordance with the GIGALIGHT policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of GIGALIGHT or others. Further details are available from any GIGALIGHT sales representative.

E-mail: sales@gigalight.com

Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	Oct-17-2024	Advance Release.